


FIG. 2

© 1984 Moyer et al. All rights reserved.

MOYER ET AL.
SC90674A CDI

3/25




FIG. 3

4/25




FIG.4




FIG.5




FIG. 6

6/25




FIG. 7

7/25




FIG. 8

8/25






FIG. 9

9/25

*FIG.10*

10/25

*FIG. 11*

11/25






FIG. 12

12/25



13/25



14/25




FIG.15




FIG.16

16/25




FIG. 17




FIG. 18

18/25




FIG.19

19/25





FIG. 20

20/25

FIG. 21

21/25

H_CALL

HARDWARE ACCELERATOR (COPROCESSOR) CALL PRIMITIVE

OPERATION: PASS PARAMETERS TO HARDWARE ACCELERATOR

ASSEMBLER

SYNTAX: H_CALL #UU, R4-RLAST, #CODE

DESCRIPTION: H_CALL PASSES A SET OF REGISTER-BASED PARAMETERS AND A CODE TO HARDWARE BLOCK (COPROCESSOR) #UU

CONDITION-CODE: UNAFFECTED

INSTRUCTION FORMAT:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	UU	0	1	1		CNT		CODE				

INSTRUCTION FIELDS:

UU FIELD-SPECIFIES HARDWARE BLOCK (COPROCESSOR)

00 - BLOCK 0

01 - BLOCK 1

10 - BLOCK 2

11 - BLOCK 3

CNT FIELD-SPECIFIES NUMBER OF REGISTERS TO PASS, BEGINNING WITH R4

000 - RESERVED, DO NOT USE

001 - PASS R4

⋮

111 - PASS R4-R10

FIG.22

22/25

H_RET

HARDWARE ACCELERATOR (COPROCESSOR) RETURN PRIMITIVE

OPERATION: PASS PARAMETERS FROM HARDWARE ACCELERATOR

ASSEMBLER

SYNTAX: H_RET #UU, R4-RLAST, #CODE

DESCRIPTION: H_RET PASSES A CODE TO COPROCESSOR #UU AND RECEIVES
A SET OF RETURN PARAMETERS TO BE LOADED INTO CPU REGISTERS

CONDITION-CODE: UNAFFECTED

INSTRUCTION FORMAT:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	UU	0	1	0	CNT							CODE

INSTRUCTION FIELDS:

UU FIELD-SPECIFIES HARDWARE BLOCK (COPROCESSOR)

00 - BLOCK 0

01 - BLOCK 1

10 - BLOCK 2

11 - BLOCK 3

CNT FIELD-SPECIFIES NUMBER OF REGISTERS TO PASS, BEGINNING WITH R4

000 - RESERVED, DO NOT USE

001 - PASS R4

010 - PASS R4-R5

:

:

111 - PASS R4-R10

FIG.23

23/25

H_EXEC

HARDWARE ACCELERATOR (COPROCESSOR) EXECUTE PRIMITIVE

OPERATION: PASS EXECUTION CODE TO HARDWARE ACCELERATOR

ASSEMBLER

SYNTAX: H_EXEC #UU, #CODE

DESCRIPTION: H_EXEC IS USED TO CONTROL A FUNCTION IN COPROCESSOR
#UU. THE CODE FIELD IS NOT INTERPRETED BY THE CPU

CONDITION-CODE: UNAFFECTED

INSTRUCTION FORMAT:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	UU	0	0									CODE

INSTRUCTION FIELDS:

UU FIELD-SPECIFIES HARDWARE BLOCK (COPROCESSOR)

00 - BLOCK 0

01 - BLOCK 1

10 - BLOCK 2

11 - BLOCK 3

CODE FIELD-SPECIFIES AN OPERATION CODE FOR A HARDWARE BLOCK

FIG.24

24/25

H_LD

HARDWARE ACCELERATOR (COPROCESSOR) LOAD PRIMITIVE

OPERATION: LOAD OPERAND FROM MEMORY AND PASS TO HARDWARE ACCELERATOR

ASSEMBLER

SYNTAX: H_LD.[HW][U] #UU, (RX, DISP)
H_LD.[U] #UU, (RX, DISP)

DESCRIPTION: H_LD PERFORMS A LOAD OF A VALUE IN MEMORY, AND PASSES THE MEMORY OPERAND TO THE COPROCESSOR WITHOUT STORING IT IN A GPR. THE H_LD OPERATION HAS THREE OPTIONS, W-WORD, H-HALF WORD AND U-UPDATE. DISP IS OBTAINED BY SCALING THE IMM2 FIELD BY THE SIZE OF THE LOAD, AND ZERO-EXTENDING. THIS VALUE IS ADDED TO THE VALUE OF REGISTER RX AND A LOAD OF THE SPECIFIED SIZE IS PERFORMED FROM THIS ADDRESS, WITH THE RESULT OF THE LOAD PASSED TO THE HARDWARE INTERFACE. FOR HALFWORD LOADS, THE DATA FETCHED IS ZERO-EXTENDED TO 32-BITS. IF THE .U OPTION IS SPECIFIED, THE EFFECTIVE ADDRESS OF THE LOAD IS PLACED IN REGISTER RX AFTER IT IS CALCULATED

CONDITION-CODE: UNAFFECTED

INSTRUCTION FORMAT:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	UU	1	SZ	0	UP	IMM2						RX

INSTRUCTION FIELDS:

UU FIELD-SPECIFIES HARDWARE BLOCK (COPROCESSOR)

- 00 - BLOCK 0
- 01 - BLOCK 1
- 10 - BLOCK 2
- 11 - BLOCK 3

SIZE-SPECIFIES LOAD SIZE

- 0 - WORD
- 1 - HALFWORD

UP-SPECIFIES WHETHER THE BASE REGISTER SHOULD BE UPDATED

- 0 - NO UPDATE

- 1 - UPDATE BASE REGISTER WITH EFFECTIVE ADDRESS

IMM2 FIELD-SPECIFIES A 2-BIT SCALED IMMEDIATE VALUE

REGISTER X-SPECIFIES THE BASE ADDRESS TO BE ADDED TO THE SCALED IMMEDIATE FIELD

FIG.25

25/25

H_ST

HARDWARE ACCELERATOR (COPROCESSOR) STORE PRIMITIVE

OPERATION: STORE OPERAND TO MEMORY FROM HARDWARE ACCELERATOR

ASSEMBLER

SYNTAX: H_ST.[HW][U] #UU, (RX, DISP)

DESCRIPTION: H_ST PERFORMS A STORE TO MEMORY, OF AN OPERAND FROM A COPROCESSOR WITHOUT STORING IT IN A GPR. THE H_ST OPERATION HAS W-WORD, H-HALF WORD AND U-UPDATE. DISP IS OBTAINED BY SCALING THE IMM2 FIELD BY THE SIZE OF THE STORE AND ZERO-EXTENDING. THIS VALUE IS ADDED TO THE VALUE OF REGISTER RX AND STORE OF THE SPECIFIED SIZE IS PERFORMED TO THIS ADDRESS, WITH THE DATA FOR THE STORE OBTAINED FROM THE HARDWARE INTERFACE. IF THE .U OPTION IS SPECIFIED, THE EFFECTIVE ADDRESS OF THE LOAD IS PLACED IN REGISTER RX AFTER IT IS CALCULATED

CONDITION-CODE: UNAFFECTED

INSTRUCTION FORMAT:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	UU	1	SZ	1	UP	IMM2						RX

INSTRUCTION FIELDS:

UU FIELD-SPECIFIES HARDWARE BLOCK (COPROCESSOR)

00 - BLOCK 0

01 - BLOCK 1

10 - BLOCK 2

11 - BLOCK 3

SZ-SPECIFIES STORE SIZE

0 - WORD

1 - HALFWORD

UP-SPECIFIES WHETHER THE BASE REGISTER SHOULD BE UPDATED

0 - NO UPDATE

1 - UPDATE BASE REGISTER WITH EFFECTIVE ADDRESS

IMM2 FIELD-SPECIFIES A 2-BIT SCALED IMMEDIATE VALUE

REGISTER X-SPECIFIES THE BASE ADDRESS TO BE ADDED TO THE SCALED IMMEDIATE FIELD

FIG.26